
PROGRAMMING THE NEXT GPU GENERATION MARKUS HRYWNIAK, DEVTECH COMPUTE



Parallelism is not decreasing - quite the opposite
Core counts of CPUs and GPUs
Programming models need to keep up with new Hardware
Data Locality and Asynchronicity




TO THE NEXT 10 YEARS

OPTIMIZING CUDA APPLICATIONS FOR NVIDIA HOPPER ARCHITECTURE

Guillaume Thomas-Collignon, Vishal Mehta DevTech Compute, GTC 2022

Optimizing CUDA Applications for NVIDIA Hopper Architecture [S41489]





INTRODUCING HOPPER

H100 Physical Architectural Features


- 132 Streaming Multiprocessors (SMs)
- PCIe Gen5 with PCIe Atomics
- HBM3 Memory with 3TB/sec Bandwidth
- 50MB L2 Cache
- 4th Generation NVLink @ 900GB/sec total bandwidth
- New NVLink Switch system: Up to 256 GPUs, SHARP in-network compute

H100 Next-Generation Capabilities


- Thread Block Clusters
- Distributed Shared Memory
- Tensor Memory Accelerator (TMA)
- Tensor Core Transformer Engine
- Confidential Computing Support
- Asynchronous Architecture


Inside the NVIDIA Hopper Architecture [S42663]






EXPLOITING LOCALITY, EXPOSING PARALLELISM










Application level

PROGRAMMING TO THE HIERARCHY






Framework level

Library level


cuTENSOR



Runtime level



SCALING: DATA PARALLELISM + LOCALITY OF DATA





SM					
	L1 Instruc	tion Cache			
L0 Instruction				Instruction C	
Warp Scheduler (32 thread/clk)		Warp Scheduler (32 thread/clk)			
Dispatch Unit (32 1	hread/clk)		Dispato	h Unit (32 th	nread/clk)
Register File (16,3	34 x 32-bit)		Register	⁷ File (16,38	4 x 32-bit)
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			FP32 FP32 FP32 FP32	FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			FP32 FP32 FP32 FP32	FP64 FP64	
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			FP32 FP32 FP32 FP32	FP64 FP64	
INT32 FP32 FP32 FP64	4 th GENERATION		FP32 FP32	FP64	4 th GENERATIO
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64			FP32 FP32 FP32 FP32	FP64 FP64	
INT32 FP32 FP32 FP64			FP32 FP32	FP64	
LD/ LD/ LD/ LD/ LD/ LD/ ST ST ST ST ST ST	LD/ LD/ SFU		D/ LD/ LD/ ST ST ST	LD/ LD/ ST ST	LD/ LD/ ST ST SFL
L0 Instruction	Cache		L0 I	Instruction C	Cache
Warp Scheduler (32	thread/clk)		Warp Sc	heduler (32	thread/clk)
Dispatch Unit (32 1	hread/clk)		Dispato	h Unit (32 th	vroad/olk)
					ireau/cikj
Register File (16,3	34 x 32-bit)		Register	File (16,38	
Register File (16,3 INT32 FP32 FP32 FP64	84 x 32-bit)	INT32	Register	File (16,38 FP64	
	84 x 32-bit)	INT32			
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64	84 x 32-bit)	INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64	84 x 32-bit)	INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64	
INT32 FP32 FP32 FP64	84 x 32-bit)	INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64	84 x 32-bit)	INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64	
INT32 FP32 FP32 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)
INT32 FP32 FP32 FP64 INT32 FP32 FP64 FP64		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)
INT32 FP32 FP32 FP64 INT32 FP32 FP64 FP64 INT32 FP32 FP64 FP64 INT32 FP32 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)
INT32 FP32 FP32 FP64 INT32 FP32 FP64 FP64	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 </td <td>TENSOR CORE</td> <td>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</td> <td>FP32 FP32 FP32 FP32</td> <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>4 x 32-bit)</td>	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 <td>TENSOR CORE</td> <td>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</td> <td>FP32 FP32 FP32 FP32</td> <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td></td>	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 <td>TENSOR CORE</td> <td>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</td> <td>FP32 FP32 FP32 FP32</td> <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>4 x 32-bit)</td>	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit)
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 <th>TENSOR CORE 4th GENERATION</th> <th>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</th> <th>FP32 FP32 FP32 FP32</th> <th>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</th> <th>4 x 32-bit) TENSOR COR 4th GENERATIO</th>	TENSOR CORE 4 th GENERATION	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR COR 4 th GENERATIO
INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 INT32 FP32 FP64 INT32 FP32 FP32 FP64 <td>TENSOR CORE</td> <td>INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32</td> <td>FP32 FP32 FP32 FP32</td> <td>FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64</td> <td>4 x 32-bit) TENSOR COR 4th GENERATIO</td>	TENSOR CORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR COR 4 th GENERATIO
INT32 FP32 FP32 FP64 INT32	TENSOR CORE the GENERATION	INT32 INT32	FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR COR 4 th GENERATIO
INT32 FP32 FP32 FP64 INT32	TENSOR CORE t ^h GENERATION	INT32 INT32	FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR COR 4 th GENERATIO
INT32 FP32 FP32 FP64 INT32	TENSOR CORE the GENERATION	INT32 INT32	FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR COR 4 th GENERATIO
INT32 FP32 FP32 FP64 INT32	TENSOR CORE t ^h GENERATION	INT32 INT32	FP32 FP32 FP32	FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	4 x 32-bit) TENSOR COR 4 th GENERATIO

HOPPER ARCHITECTURE H100 Streaming Multiprocessor Key Features

over A100

Memory

Transaction Barriers


• 4th Generation Tensor Core, 2x perf per clock

256 KB combined L1 cache/Shared memory per SM. 33%

New Thread Block Clusters and Distributed Shared

New Tensor Memory Accelerator and Asynchronous







Tesla K20x

SOME HISTORY: THE KEPLER GK110 GPU, 2012

Kepler GK110 Full Chip

15 SMs








THE HOPPER H100 GPU, 2022

Hopper H100 Full Chip

132 SMs






9x SMs OVER 10 YEARS




THE CUDA PROGRAMMING MODEL: GRID \rightarrow BLOCKS \rightarrow THREADS



Grid of work









DIVIDE THE WORK INTO A GRID OF EQUAL BLOCKS

Grid of work


Divide into many Blocks







EACH BLOCK RUNS AS IF IT'S AN INDEPENDENT PROGRAM




Grid of work

Blocks of Threads


Many Threads in each Block









THREAD BLOCK CLUSTER A collective of blocks, co-scheduled on adjacent multiprocessors





Threads

















Guaranteed co-located blocks New tier of guaranteed concurrency Fast data exchange & sync

TAKING ADVANTAGE OF LOCALITY AT A GPU SCALE




CLUSTER DISTRIBUTED SHARED MEMORY (DSMEM) Blocks within a cluster are able to access each others' shared memory directly





EXAMPLE: HIERARCHICAL HISTOGRAM USING CLUSTER DSMEM



Reductions


N histogram bins in Global memory

Histograms in CUDA are typically computed in shared memory, followed by reductions in global memory.

For large histograms, shared memory capacity of a single block is not sufficient.

hluo-yoold 1.2x 1.0x **equb vs.** x8.0 **xs.** x6.0 **x** ad s 0.4x 0.2x 0.0x

Optimizing CUDA Applications for NVIDIA Hopper Architecture [S41489]




75K Histogram bins (300KB) fit in distributed shared memory of 2-block clusters \rightarrow 37.5K (150KB) per thread block



Thread Block

Shared Memory



THREAD AND MEMORY HIERARCHY CUDA Thread & Memory Hierarchy pre-Hopper


Threads in the same Thread Block

- collaborate via shared memory
- are guaranteed to be co-scheduled on same SM
- can synchronize / communicate data using
 - syncthreads();
 - cooperative_groups::this_thread_block.sync(); ■ cuda::barrier<thread scope block> ::arrive() and ::wait()



can also perform collectives like cooperative_groups::reduce()





Global Memory

THREAD AND MEMORY HIERARCHY CUDA Thread & Memory Hierarchy pre-Hopper


CUDA cooperative launch is required for all thread blocks to synchronize on the GPU.



All thread blocks share global memory to collaborate

Independent thread blocks can be scheduled out of order to improve occupancy, and hence GPU utilization





Global Memory

THREAD AND MEMORY HIERARCHY Introducing Thread Block Clusters in Hopper

Thread Blocks in a Cluster are guaranteed to be coscheduled on SMs in a GPU Processing Cluster (GPC)


All shared memory within a cluster forms **Distributed Shared Memory**



Thread Block Clusters introduce a new optional level of hierarchy in the CUDA programming model.




sclaimer: Preliminary CUDA API, subject to change



<..>

namespace cg = cooperative_groups; auto block = cg::this_thread_block(); cg::cluster_group cluster = cg::this_cluster();

THREAD AND MEMORY HIERARCHY Getting the current cluster






namespace cg = cooperative_groups; auto block = cg::this_thread_block(); cg::cluster_group cluster = cg::this_cluster();

<..>

cluster.sync();



THREAD AND MEMORY HIERARCHY Accelerated Synchronization for all threads in cluster

hardware


H100 can support up to 16 thread blocks or 16384 threads per cluster



Cluster synchronization is accelerated in



Distributed Shared Memory



THREAD AND MEMORY HIERARCHY **Distributed Shared Memory Operations**

Thread blocks can read, write and perform atomics on each other's shared memory




All blocks within a thread block cluster can collaborate using Distributed Shared Memory



// All blocks in the cluster have the variable smem ____shared____int smem; namespace cg = cooperative_groups; cg::cluster_group cluster = cg::this_cluster(); unsigned int BlockRank = cluster.block rank(); int cluster_size = cluster.dim_blocks().x;

THREAD AND MEMORY HIERARCHY **Distributed Shared Memory Operations**

each other's shared memory





All blocks within a thread block cluster can collaborate using Distributed shared memory

Thread blocks can read, write and perform atomics on



// All blocks in the cluster have the variable smem shared int smem; namespace cg = cooperative_groups; cg::cluster_group cluster = cg::this_cluster(); unsigned int BlockRank = cluster.block rank(); int cluster_size = cluster.dim_blocks().x;


// Get a pointer to peer smem variable based on // pointer from current block int *remote_smem = cluster.map_shared_rank(&smem, (BlockRank + 1) % cluster_size);

if (threadIdx.x == 0) *remote smem = 10; // Store to remote memory

cluster.sync(); // Sync to ensure // store is done

THREAD AND MEMORY HIERARCHY **Distributed Shared Memory Operations**


each other's shared memory





All blocks within a thread block cluster can collaborate using Distributed shared memory

Thread blocks can read, write and perform atomics on



Global Memory

THREAD AND MEMORY HIERARCHY Launching CUDA Kernels with Clusters


// Compile time: Kernel where each kernel is // 2 Thread Blocks in X-dimension and 2 in Y-dimension.

// Requires number of thread blocks to be multiple of 4 __global___void __cluster_dims__(2, 2, 1) clusterKernel() $\{\ldots\}$

Annotate kernels with compile time cluster size Kernel launch done in classical way <<< , >>>







Global Memory

THREAD AND MEMORY HIERARCHY Launching CUDA Kernels with Clusters


Using CUDA Extensible Kernel Launch API

```
// Launch via extensible launch API
 cudaLaunchConfig_t config = {0};
 cudaLaunchAttribute attribute[1];
 attribute[0].id = cudaLaunchAttributeClusterDimension;
 attribute[0].val.clusterDim.x = 2; // 2 blocks in X
 attribute[0].val.clusterDim.y = 2; // 2 blocks in Y
 attribute[0].val.clusterDim.z = 1;
 config.attrs = attribute;
 config.numAttrs = 1;
 const int clusterSize = 2 * 2;
 config.gridDim = numClusters * clusterSize;
 config.blockDim = numThreads;
 void *params[] = \{...\};
```

```
cudaLaunchKernelEx(&config, (void*)clusterKernel, params);
```



Histograms in CUDA are usually computed in shared memory and followed by reductions in global memory.




THREAD AND MEMORY HIERARCHY Example: Shared Memory Histogram





Histograms in CUDA are usually computed in shared memory and followed by reductions in global memory. For large histograms, shared memory capacity is not sufficient. Example: 300KB or 75K integer histogram bins Distributed shared memory to the rescue.



THREAD AND MEMORY HIERARCHY Example: Distributed Shared Memory Histogram





namespace cg = cooperative_groups; extern _____shared____int smem[]; cg::cluster_group cluster = cg::this_cluster(); unsigned int cluster_size = cluster.dim_blocks().x;

```
// Initialize all the pointer to DSMEM
int *sh_hist[cluster_size];
for (int i = 0; i < cluster_size; i++) {</pre>
    sh_hist[i] = cluster.map_shared_rank(smem, i);
}
// Initialize Shared memory histogram to zero
for (int i = threadIdx.x; i < bins_per_block; i += blockDim.x) {</pre>
    smem[i] = 0;
}
cluster.sync();
```

THREAD AND MEMORY HIERARCHY Example: Distributed Shared Memory Histogram





```
namespace cg = cooperative_groups;
extern _____shared____int smem[];
cg::cluster_group cluster = cg::this_cluster();
unsigned int cluster_size = cluster.dim_blocks().x;
```

```
// Initialize all the pointer to DSMEM
int *sh_hist[cluster_size];
for (int i = 0; i < cluster_size; i++) {</pre>
    sh_hist[i] = cluster.map_shared_rank(smem, i);
// Initialize Shared memory histogram to zero
for (int i = threadIdx.x; i < bins per block; i += blockDim.x) {</pre>
   smem[i] = 0;
cluster.sync();
```

// Load input data and find histogram binid <...>

int dst_block_rank = (int)(binid / bins_per_block); int dst offset = binid % bins per block; atomicAdd(sh_hist[dst_block_rank] + dst_offset, 1); cluster.sync();

// Perform Global memory reductions <...>

THREAD AND MEMORY HIERARCHY Example: Distributed Shared Memory Histogram





```
namespace cg = cooperative_groups;
extern _____shared____int smem[];
cg::cluster_group cluster = cg::this_cl
unsigned int cluster_size = cluster.dim
```

```
// Initialize all the pointer to DSMEM
int *sh_hist[cluster_size];
for (int i = 0; i < cluster_size; i++)</pre>
    sh_hist[i] = cluster.map_shared_ran
  Initialize Shared memory histogram t
for (int i = threadIdx.x; i < bins_per_</pre>
    smem[i] = 0;
cluster.sync();
```

// Load input data and find histogram b <...>

int dst block rank = (int)(binid / bins int dst_offset = binid % bins_per_block atomicAdd(sh_hist[dst_block_rank] + dst cluster.sync();


// Perform Global memory reductions <...>

THREAD AND MEMORY HIERARCHY Example: Distributed Shared Memory Histogram

	1,8
luster(); n_blocks().x;	1,6
	1,4
{ nk(smem, i);	1,2
	d 1
<pre>co zero _block; i += blockDim.x) {</pre>	Speed l %
	0,6
oinid	0,4
s_per_block);	0,2
<pre> c_offset, 1); </pre>	0
	75K His



Histogram Performance



H100

H100 - Clusters

stogram bins (300KB) fit in distributed shared memory of 2-block cluster \rightarrow 37.5K (150KB) per thread block



